THE UNITED STATES PATENT AND TRADEMARK OFFICE

First Named

Inventor : Jeffrey S. Brown

Group Art Unit: 2825

Appln. No.: 09/878,499

Filed : June

: June 11, 2001

PORT ROUTING

For : HARD MACRO HAVING IMPROVED

Docket No.: L13.12-0154/00-674

Examiner: A. Thompson

## DECLARATION OF PRIOR INVENTION IN THE UNITED STATES (37 C.F.R. § 1.131)

Commissioner for Patents Washington, D.C. 20231

I HEREBY CERTIFY THAT THIS PAPER IS BEING SENT BY U.S. MAIL, FIRST CLASS, TO THE ASSISTANT COMMISSIONER FOR PATENTS, WASHINGTON, D.C. 20231, THIS

20THAYOF JANNARY 2004.

PATENT ATTORNEY

### INVENTORSHIP IDENTIFICATION

As a person signing below, I hereby declare that:

- 1. I am a co-inventor of the subject matter claimed in the above-identified patent application.
- 2. My residence, post office address and citizenship are as stated below next to my name.
- 3. I am an employee of LSI Logic Corporation.
- 4. Exhibit A is a redacted copy of our LSI Logic Invention Disclosure form, which we submitted to the LSI Logic legal department prior to June 4, 2001.
- 5. Exhibit B is a redacted print out of an LSI Logic Corporation database log as of January 4, 2004. This database log includes dates of events relating to the Invention Disclosure shown in Exhibit A.

#### CONCEPTION

- 6. I jointly conceived in the United States the subject matter claimed in the above-identified patent application prior to June 4, 2001, which is the alleged priority date for U.S. Publication No. 2002/0184601 Al (Fitzhenry et al.).
- 7. Exhibit A contains a detailed description of various embodiments of the invention. See Exh. A, pgs. 3-4.
- 8. Exhibit B shows that on May 11, 2001, a first draft of a patent application disclosing and claiming the invention described in the invention disclosure shown in Exhibit A was received by LSI Logic. See Exhibit B, page 1.
- 9. Both Exhibits A and B show that as of May 11, 2001, a date earlier than the alleged effective date of Fitzhenry et al., the conception of the invention was in our minds as a definite and permanent idea.

#### DILIGENCE

- 10. As an inventor, I was diligent in constructively reducing the invention to practice from a date prior to the effective date of Fitzhenry et al. until the filing of the application on June 11, 2001.
- 11. The redacted version of Exhibit B shows log entries from May 11, 2001 through the filing of the application on June 11, 2001. According to Exhibit B, on May 11, 2001, a draft of the application disclosing and claiming the invention described in the invention disclosure of Exhibit A was received for review. On May 14, 2001, the attorney received comments on the draft application from an inventor. Between May 14, 2001 and June 8, 2001, additional comments on the application were exchanged and revisions to the application were made. On June 8, 2001, a final draft of the application

was received by LSI Logic. Between June 8, 2001 and June 11, 2001, the necessary signatures of the below-named inventors were obtained. On June 11, 2001, the application was filed with the United States Patent and Trademark Office.

#### DECLARATION

I declare that all statements made herein that are of my own knowledge are true and that all statements that are made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

#### SIGNATURES

Inventor:	My P	Date:_	1/16	12004
de la compa	(Signature)	•	$\mathcal{U}_{\mathcal{F}}$	
Inventor:	Jeffrey S. Brown		•	· -
Residence:	Fort Collins, Colorado	Citize	nship:	U.S.A.
P.O. Address	s: 3624 Goodell Lane, Fort	Collir	ns, Colo	rado 80526

Inventor:	Con h Chr	
	(Signature)	

1/16/04

Inventor: Craig R. Chafin

Residence: Colorado Springs, Colorado Citizenship: \_U.S.A.

P.O. Address: 627 Paradise Lane, Colorado Springs, Colorado 80904

Respectfully submitted,

WESTMAN, CHAMPLIN & KELLY, P.A.

Brian D. Kaul, Reg. No. 41,885 Suite 1600 - International Centre

900 Second Avenue South

Minneapolis, Minnesota 55402-3319

Phone: (612) 334-3222 Fax: (612) 334-3312

BDK/djb

·		BFST ALC	
Esī	Ţ <sub>ŗ</sub> ŌĠ	C - INVENTION DIS SURE FORM	Disclosure No.
	3ND/F	NTOR(S)	
1.		NAME: Jeff Brown AQ220	
	A.	HOME 3624 Goodell Lane	HOME PHONE
		ADDRESS: Fort Collins, CO 80526	CITIZENSHIP: US
_	В.	NAME: Craig Chafin M/s AQ220	EXT.
		HOME 1601 W Swallow Rd #6H ADDRESS: Fort Collins, CO 80526	HOME PHONE
	C.	DIVISION, DEPARTMENT, SUBSIDIARY Memory and Mixed Signal - CO Dept. 107	CITIZENSHIP: US 681
916 A	initi (MUS	OF THE INVENTION Enhanced Hard Macro Port Routing Methodology.	
	CONC	EPTION OF THE INVENTION	
	A.	DATE OF FIRST DRAWING	
L		WHERE CAN FIRST DRAWING BE FOUND?	This document
	В.	DATE OF FIRST WRITTEN DESCRIPTION	
	٠	WHERE IS DESCRIPTION FOUND?	This document
	c.		
$\perp$			
	CONS	TRUCTION OF DEVICE	
L	Α	DATE COMPLETED	N/A
	В. `	WAS PROTOTYPÉ MADE?	N/A
	C.	BY WHOM MADE?	N/A
_	D.	WHERE CAN PROTOTYPE BE FOUND?	N/A
-	TEST	OF DEVICE PEOPLE	
F	Α.	DATE	N/A
-	В.	WITNESS	N/A
$\dashv$	C.	RESULT LSI LOGIC CORP	N/A ·
-	SALE		
-	Α.	WAS INVENTION SOLD?	YES NO XXX
$\neg$	В	DATE OF FIRST SALE	IN/A
-	USE		T
┢	A.	IS THE INVENTION PRESENTLY BEING USED?	YES / NO XXX
	В.	ARE THERE SPECIFIC PLANS FOR ITS USE IN THE NEAR FUTURE?	YES NO
		EXHIBIT	
VENT	ORS	DATE DATE	LSILOGIC
VITNES	S DE	D AND UNDERSTOOD BY:	
RINT	A	1 1/ 1/1	
_ann i)	FII	Cark Jetton (SIGN) Mark Jetton DATE	

PAGE

(EACH PAGE UPON WHICH INFORMATION IS ENTERED SHOULD BE SIGNED AND WITNESSED)

<u>.</u>	, ·	- INVENTION DIS SURE FORM BESTAVA	II Are	Disclosure	No.	
	. <u>*</u>			OF.		
	سمورون ۱۳۰۸/۸۹۶	INVENTION				
	A.	INVENTION .		<b>3</b>		
	В.				-	•
<b>&gt;</b>	C.				-	
	D.			N/A CONTRACT NUMB	ER	
10.	WAS	INVENTION				
	A.					,
	B.					
	C.				4	
	D.			N/A CUSTOMER		
	AVAILA ATION:	BLE, SHOULD FORM A PART OF THIS DISCLOSURE AND REFERENCE CAN BE MADE THER  USE THE ATTACHED SHEETS TO ANSWER THE FOLLOWING	3 QUESTIONS.	SCRIPTION OF CONS	TRUCTION AND	<u>.                                    </u>
1.	GENE	(Attach Engineering Reports or other documentation to the RAL PURPOSE OF THE INVENTION. STATE IN GENERAL TERMS THE OBJECTS OF THE INVE	<del></del>	·		
2.		RIBE OLD METHOD(S), IF ANY, OF PERFORMING THE FUNCTION OF THE INVENTION.				
3.		ATE THE DISADVANTAGES OF THE OLD METHOD(S).		·		
4.						
5.						
6. STATE THE ADVANTAGES OF YOUR INVENTION OVER WHAT HAS BEEN DONE BEFORE.						
7. INDICATE ANY ALTERNATE METHOD OF CONSTRUCTION.						
8.	IF A J	OINT INVENTION, INDICATE WHAT CONTRIBUTION WAS MADE BY EACH INVENTOR.		<u>,</u>		
9.	FEAT	JRES WHICH ARE BELIEVED TO BE NEW.				
10.	STATE	OPINION OF RELATIVE VALUE OF THE INVENTION.	4.1		· · · · · · · · · · · · · · · · · · ·	•
11	AFTE SPAC	R THE DISCLOSURE IS PREPARED, IT SHOULD BE SIGNED BY THE INVENTOR(S) AND THEN E PROVIDED AT THE BOTTOM OF EACH SHEET.	READ AND SIG	NED BY TWO WITNE	SSES IN THE	
,						
INVEN	TORS:	- Ju B	DATE		SILOGIC	]
		(11) (1)				ı

DATE

PAGE 2

WITNESS, READ AND UNDERSTOOD BY:

(PRINT)

(PRINT)

Mark Jetton

(EACH PAGE UPON WHICH INFORMATION IS ENTERED SHOULD BE SIGNED AND WITNESSED)


- section of metal is hanging on the input gates without a drain area connected to it until a higher level metal is deposited. The routing tool would then need to have the functionality to go back into those routes and fix those problems.
- 3. Disadvantages of the old methods Failure analysis work is difficult since the ports are hidden and the routing tool has to be smart enough to fix antenna rule violations after routing.
- 4. Construction of invention Hard macro ports would still be routed into the cell at the usual lower level metal for port routing, but right inside the hard macro, the signal would be propagated up to the highest level metal used on the chip and then brought back down to the standard port metal layer inside the hard macro.
- 5. More details The figure shows an input port to a hard macro on Metal2. This particular example assumes a 4LM chip, so the signal is pulled up to Metal4 and then brought back down to poly for the input transistor. This allows the hard macro ports to be easily accessible for failure analysis work. Whenever there's a problem with a hard macro, the first thing that needs to be looked at is the input/output signals at the ports. This also alleviates antenna rule violations as a result of chip level routing. The metal area hanging on the gate to the input device is minimized and isn't connected to anything else until there's a drain area from a cell driving the net also connected to the same net by the top level metal. Propagating the signal to the highest level of metal at the hard macro port guarantees that.
- 6. Advantages over what has been done before Failure analysis is easier and the routing tool doesn't have to support fixing antenna rules for hard macros.
- 7. Method of alternative construction Ports could be pulled up to the highest metal layer just for the sake of failure analysis work without having a short run of the highest level metal which is the part that gets rid of the antenna rule violations (ie. just a stack of vias to the top level of metal, but leaving the routing at the lower level). Diodes (drain areas) can also be added to the inputs to eliminate the antenna rule violations.
- 8. Joint invention Yes.

INVENTORS:			
- 17 L		DATE	LSILOGIC
Cogh Conti		DATE	
WITNESS, READ AND UNDERSTOOD BY:		(	
(PRINT) Mark Jetton	(SIGN) Mark Hellon	DATE	
(PRINT) Filen PIN IStrom	(SIGN) Elle Mehston	DATE	
-(EAGH PAGE UPV)N WHICH THE GRI WITTON IS ENTER	IEB SHOULD BE SIĞNER AND WITNESS. D		

Disclosure No.

EEG AVAILABLE CC


10. Opinion of value - This is highly valuable in a complex design flow where it is difficult to support antenna rule fixes through automation and also adds value in that the hard macro is inherently easy to access for failure analysis work. The only disadvantages are that some top level routing tracks will be occupied by the jumpers, but in most cases, the routing is already blocked over the hard macros.



INVENTORS:	
i Lake &	DATE LSI LOGIC
Craix h Chili	DATE
WITNESS, READ AND UNDERSTOOD BY:	
(PRINT) Mark Jetton (SIGN) Mark	Telloz DATE
(PRINT) - (ION PINISHMM) (SIGN) CLEUTS	Alxilian date
EACH PAGE UPON WHICH INFORMATION IS ENTERED SHOULD BE SIGNED AND	LWITNESSED

# BEST AVAILABLE COPY

LSI Logic Confidential LSI Logic Confidential **Docket Number:** 00-674 Enhanced Hard Macro Port Routing Methodology Inventor(s): 1 Jeff Brown 2 Craig Chafin Type of Matter: Parent Country of activity: **United States** LSI Paralegal: LSI Attorney Patent Liaison: LSI VP/Manager Brush, David-WESTMAN, CHAMPLIN & KELLY- (612) 330-0484 Outside Counsel L13.12-0154 Law Firm docket : Ratings Foreign Filing is NOT requested. Internal Use External Use Novelty Detectability Life Cycle **Overall Rating** 4.04 յ<sub>ս</sub> Abandoned Technology: Circuit Status of Matter:



Friday, January 09, 2004

Serial Number: 09/878,499

Page 1 of 2

